TERNARY TREE ASYNCHRONOUS INTERCONNECT NETWORK FOR GALS’ SOC

TERNARY TREE ASYNCHRONOUS INTERCONNECT NETWORK FOR GALS’ SOC

Vivek E. Khetade1, Dr. S. S. Limaye2

1Department of Electronic Design Technology Shri Ramdeobaba College of Engineering & Management, Rashtrasant Tukdoji Maharaj Nagpur university Nagpur, India

2Department of electronics engineering,Jhulelal Institute of Technology Rashtrasant Tukdoji Maharaj Nagpur university Nagpur, India

ABSTRACT

Interconnect fabric requires easy integration of computational block operating with unrelated clocks. This paper presents asynchronous interconnect with ternary tree asynchronous network for Globally Asynchronous Locally Synchronous (GALS) system-on-chip (SOC). Here architecture is proposed for interconnection with ternary tree asynchronous network where ratio of number NOC design unit and number of router is 4:1,6:2, 8:3,10:4 etc .It is scalable for any number of NOC design unit. It offers an easy integration of different clock domain with low communication overhead .NOC design unit for GALS ‘SOC is formulated by wrapping synchronous module with input port along with input port controller, output port along with output port controller and local clock generator. It creates the interface between synchronous to asynchronous and asynchronous to synchronous. For this purpose four port asynchronous routers is designed with routing element and output arbitration and buffering with micro-pipeline. This interconnect fabric minimizes silicon area, minimize Latency and maximize throughput. Here functional model is made for TTAN and application MPEG4 is mapped on the Network .Desired traffic pattern is generated and performance of the network is evaluated. Significant improvement in the network performance parameter has been observed. 

KEYWORDS

GALS, NOC, asynchronous design, ternary tree network, data synchronization

Original Source Link : http://aircconline.com/vlsics/V4N1/4113vlsics06.pdf

http://airccse.org/journal/vlsi/vol4.html