Microcontroller Based Testing of Digital IP-Core
Amandeep Singh1 and Balwinder Singh2
1-2Acadmic and Consultancy Services Division, Centre for Development of Advanced Computing(C-DAC), Mohali, India
ABSTRACT
Testing core based System on Chip [1] is a challenge for the test engineers. To test the complete SOC at one time with maximum fault coverage, test engineers prefer to test each IP-core separately. At speed testing using external testers is more expensive because of gigahertz processor. The purpose of this paper is to develop cost efficient and flexible test methodology for testing digital IP-cores [2]. The prominent feature of the approach is to use microcontroller to test IP-core. The novel feature is that there is no need of test pattern generator and output response analyzer as microcontroller performs the function of both. This approach has various advantages such as at speed testing, low cost, less area overhead and greater flexibility since most of the testing process is based on software.
KEYWORDS
Microcontroller, FPGA, Testing, TMR, SOC
Original Source Link : http://aircconline.com/vlsics/V3N2/3212vlsics05.pdf
No comments:
Post a Comment