FAULT MODELING OF COMBINATIONAL AND SEQUENTIAL CIRCUITS AT REGISTER TRANSFER LEVEL
M.S.Suma1 and K.S.Gurumurthy2
1Department of Electronics and Communication Engineering, R.V.College of Engineering, Bangalore, India
2Department of Electronics and Communication Engineering, U.V.College of Engineering, Bangalore, India
ABSTRACT
As the complexity of Very Large Scale Integration (VLSI) is growing, testing becomes tedious and tougher. As of now fault models are used to test digital circuits at the gate level or below that level. By using fault models at the lower levels, testing becomes cumbersome and will lead to delays in the design cycle. In addition, developments in deep submicron technology provide an opening to new defects. We must develop efficient fault detection and location methods in order to reduce manufacturing costs and time to market. Thus there is a need to look for a new approach of testing the circuits at higher levels to speed up the design cycle. This paper proposes on Register Transfer Level (RTL) modeling for digital circuits and computing the fault coverage. The result obtained through this work establishes that the fault coverage with the RTL fault model is comparable to the gate level fault coverage.
KEYWORDS
Automatic test pattern generation (ATPG), fault coverage, fault simulation, stuck-at fault, RTL.
Original Source Link : http://aircconline.com/vlsics/V2N4/2411vlsics06.pdf
No comments:
Post a Comment