Design of Low Power Sigma Delta ADC

Design of Low Power Sigma Delta ADC

1Mohammed Arifuddin Sohel, 2K. Chenna Kesava Reddy, 3Syed Abdul Sattar

1ECED, Muffakham Jah College of Engineering and Technology, Hyderabad, A.P.

2Principal, TKR College of Engineering, Meerpet, Hyderabad, A.P.

3Professor, ECED, Royal Institute of Technology and Sciences, Chevella, A.P.

ABSTRACT

A Low power discrete time sigma delta ADC consisting of a second order sigma delta modulator and third order Cascaded Integrated Comb (CIC) filter is proposed. The second order modulator is designed to work at a signal band of 20K Hz at an oversampling ratio of 64 with a sampling frequency of 2.56 MHz. It achieves a signal to noise ratio of 85.2dB and a resolution of 14 bits. The CIC digital filter is designed to implement a decimation factor of 64, operating at a maximum sampling frequency of 2.56 MHz. A second order sigma delta modulator is implemented in 0.18micron CMOS technology using full custom design and the third order digital CIC decimation filter is implemented in verilog HDL. The complete Sigma Delta ADC, consisting of analog block of second order modulator and digital block of decimator consumes a total power 1.96mW.

KEYWORDS

Discrete Time Sigma Delta Modulation, Low Power design, Oversampling, CIC Decimation Filter

Original Source Link : http://aircconline.com/vlsics/V3N4/3412vlsics07.pdf

http://airccse.org/journal/vlsi/vol3.html