DELAY ERROR WITH META-STABILITY DETECTION AND CORRECTION USING CMOS TRANSMISSION LOGIC
Bhawna Kankane1, Sandeep Sharma2 , and Navaid Zafar Rizvi3
1,2,3Department of Electronics Engineering, Gautam Buddha University, Greater Noida, India
ABSTRACT
The new technologies are giving the advance systems which are capable to perform multiple operations simultaneously. This all is possible by the scaling technology where the overall chip size get reduced but due to manufacturing and fabrication defects, certain design uncertainty arises thereby affecting the transistor performance by timing related effect. The robust circuit where sufficient margins are given sometime is nothing but a wastage of power to overcome this, hybrid technique called Razor was innovated which scaled the voltage dynamically and automatically detect and correct the timing related defects. This paper proposed a new design for the razor flip flop with CMOS transmission logic. The traditional design used the dynamic logic approach which has the drawback of threshold voltage attenuation which is removed by CMOS transmission logic and the transparency of the logic data at input and output is highly achieved. The overall purpose for such design is to reduce the power and delay of the circuit which is reduced by 0.6mW and 12.11ns respectively and thus increased the overall performance. The complexity of
the circuit is also reduced. The analyses of the circuit is done using Cadence virtuoso tool with 45n technology.
KEYWORDS
Razor, CMOS transmission logic, meta-stability detector, DVS
Original Source Link : http://aircconline.com/vlsics/V3N4/3412vlsics03.pdf
No comments:
Post a Comment